File: 0632-10263US/final/Peggy

What is claimed is:

19

20

21

22

23

24

25

26

27

28

1 A control thin film transistor for controlling 2 an organic light-emitting diode (OLED), comprising: 3 a substrate; a semiconductor layer disposed on the substrate as a 4 5 channel region; 6 first and second doped region sequentially а 7 disposed on a first side of the semiconductor 8 layer, wherein the doped concentration of the 9 first doped region is lower than that of the 10 second doped region, and the first doped region serves as a single-side lightly doped drain 11 region and the second doped region serves as a 12 13 drain region; 14 a third doped region disposed on a second side of 15 the semiconductor layer, which is opposite to the first side, serving as a source region; 16 17 an insulating layer disposed on the surface of the 18 semiconductor layer, and the first, second, and

- third regions;
 a source and drain electrode penetrating the
- insulating layer contacting the source and drain regions respectively, wherein the drain electrode receives a drain voltage and the source electrode is electrically connected to an OLED unit; and
- a conductive layer serving as a gate layer disposed in the insulating layer, at approximately the top right portion of the semiconductor layer.

TopTeam

2. The control thin film transistor as claimed in 1 2 claim 1, wherein the semiconductor layer is composed of 3 polysilicon.

- The control thin film transistor as claimed in 1 3. claim 1, wherein the first, second and third doped 2 3 regions are n-type doped.
- The control thin film transistor as claimed in 1 4. claim 1, wherein the first, second and third doped 2 3 regions are p-type doped.
- 5. The control thin film transistor as claimed in 1 claim 1, wherein the first, second and third doped 2 regions are mainly composed of silicon. 3
 - A control thin film transistor for controlling an organic light-emitting diode (OLED), comprising:
 - a substrate;

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

- a semiconductor layer disposed on the substrate as a channel region;
 - second first and doped а region sequentially disposed on a first side of the semiconductor layer, wherein the doped concentration of the first doped region is lower than that of the second doped region, and the second doped region serves as a drain region;
 - doped third and fourth a region sequentially disposed on a second side of the semiconductor layer, which is opposite to the first side; wherein the doped concentration of the third

Client's ref.: AU0304054 TopTeam

File: 0632-10263US/final/Peggy

20

21

22

23

24

25

26

27

28

29

30

31

1

2

3

doped region is lower than that of the fourth 16 doped region that serves as a source region and 17 the length of the third doped region is less 18 than that of the first doped region; 19

- an insulating layer disposed on the surface of the semiconductor layer, and the first, second, third and fourth regions;
- source and drain electrode penetrating а the insulating layer contacting the source and drain regions respectively, wherein the drain electrode receives a drain voltage and the source electrode is electrically connected to an OLED unit; and
- a conductive layer serving as a gate layer disposed in the insulating layer, at approximately the top right portion of the semiconductor layer.
- 1 7. The control thin film transistor as claimed in 2 claim 6, wherein the semiconductor layer is composed of 3 polysilicon.
- The control thin film transistor as claimed in 1 8. 2 claim 6, wherein the first, second, third and fourth 3 doped regions are n-type doped.
- 1 9. The control thin film transistor as claimed in 2 claim 6, wherein the first, second, third and fourth 3 doped regions are p-type doped.
 - The control thin film transistor as claimed in 10. claim 6, wherein the first, second, third and fourth doped regions are mainly composed of silicon.

- 11. An electroluminescent display device, which sequentially scans a plurality of pixels composing a display screen and provides current to the scanned pixels according to pixel signals received while scanning, thereby activating electroluminescent units in the pixels to display figures on the display screen according to the pixel signals, the device is characterized by having a plurality of control TFTs as claimed in claim 1 in the pixels to control the current provided to the scanned pixels.
- 12. An electroluminescent display device, which sequentially scans a plurality of pixels composing a display screen and provides current to the scanned pixels according to pixel signals received while scanning, thereby activating electroluminescent units in the pixels to display figures on the display screen according to the pixel signals, the device is characterized by having plurality of control TFTs as claimed in claim 5 in the pixels to control the current provided to the scanned pixels.
- 13. A method of fabricating a control thin film transistor for controlling a current of an OLED unit, comprising the steps of:

providing a substrate;

forming and defining a semiconductor layer on the substrate;

forming a first photoresist layer covering a portion of the semiconductor layer, exposing

37

38

9	predetermined portions on the semiconductor
10	layer for a source and drain regions;
11	performing a first ion implantation of the
12	semiconductor layer using the first photoresist
13	layer as a mask to form the source and drain
14	regions thereon;
15	removal of the first photoresist layer;
16	forming a first insulating layer covering the
17	surface of the substrate and the semiconductor
18	layer;
19	forming a second photoresist layer on the first
20	insulating layer, which covers the un-implanted
21	area of the semiconductor layer but exposes
22	only a portion of the un-implanted area of the
23	semiconductor layer adjacent to the drain
24	region;
25	performing a second ion implantation of the
26	semiconductor layer using the second
27	photoresist layer as a mask to form a lightly
28	doped region with a doped concentration lower
29	than that of the adjacent drain region;
30	removal of the second photoresist layer;
31	forming a gate layer on the first insulating layer
32	and at approximately the right top of the un-
33	doped semiconductor layer;
34	forming a second insulating layer covering the
35	surface of the first insulating layer and the
36	gate layer; and

forming a source and drain electrodes penetrating

second

insulating layer

the first and

Client's ref.: AU0304054

File: 0632-10263US/final/Peggy

contact with the source and drain 39 40 respectively, wherein the drain electrode a drain voltage 41 receives and the source electrode is electrically connected to an OLED 42 unit. 43

TopTeam

- 1 14. The method as claimed in claim 13, wherein 2 forming the semiconductor layer further comprises the 3 steps of:
- forming an amorphous silicon layer on the substrate;

 and
- performing a laser treatment of the amorphous
 silicon layer to crystallize as a polysilicon
 layer as the semiconductor layer.
- 1 15. The method as claimed in claim 14, wherein dopants of the first and second ion implantation are n-type dopants.
- 1 16. The method as claimed in claim 14, wherein 2 dopants of the first and second ion implantation are p3 type dopants.
- 1 17. The method as claimed in claim 14, wherein the first and second insulating layers are silicon oxide.
- 1 18. A method of fabricating a control thin film 2 transistor for controlling a current of an OLED unit, 3 comprising the steps of:
- 4 providing a substrate;
- forming and defining a semiconductor layer on the substrate;

TopTeam

7 forming a first photoresist layer covering a portion 8 of the semiconductor layer, predetermined portions on the semiconductor 9 layer for a source and drain region; 10 performing first ion implantation 11 12 semiconductor layer using the first photoresist 13 layer as a mask to form the source and drain 14 regions thereon; 15 removal of the first photoresist layer; 16 forming a first insulating layer covering surface of the substrate and the semiconductor 17 18 layer; 19 forming a second photoresist layer on the first 20 insulating layer, which covers the un-implanted 21 area of the semiconductor layer but exposes two 22 portions of the un-implanted area of the 23 semiconductor layer adjacent to the drain and 24 source regions respectively, wherein the 25 portion adjacent to the drain region is greater 26 than the portion adjacent to the source region; 27 performing a second ion implantation 28 semiconductor layer using the second 29 photoresist layer as a mask to form lightly 30 doped drain and source regions with a dopant 31 concentration lower than that of the adjacent 32 drain and source regions respectively, wherein the lightly doped drain region is larger than 33 34 the lightly doped source region; 35 removal of the second photoresist layer;

6

7

8

1

2

3

- forming a gate layer on the first insulating layer 36 and at approximately the right top of the un-37 doped semiconductor layer; 38 forming a second insulating layer covering the 39 surface of the first insulating layer and the 40 41 gate layer; and forming a source and drain electrodes penetrating 42 the first and second insulating layer 43 44 contact with the source and drain regions 45 respectively, wherein the drain electrode 46 receives a drain voltage and the source 47 electrode is electrically connected to an OLED 48 unit.
- 1 19. The method as claimed in claim 18, wherein
 2 forming the semiconductor layer further comprises the
 3 steps of:
- forming an amorphous silicon layer on the substrate;

 and
 - performing a laser treatment of the amorphous silicon layer to crystallize as a polysilicon layer as the semiconductor layer.
 - 20. The method as claimed in claim 19, wherein dopants of the first and second ion implantation are ntype dopants.
- 1 21. The method as claimed in claim 19, wherein 2 dopants of the first and second ion implantation are p-3 type dopants.

Client's ref.: AU0304054 TopTeam

File: 0632-10263US/final/Peggy

1 22. The method as claimed in claim 19, wherein the 2 first and second insulating layers are silicon oxide.